Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

5
results for

"1/f noise"

Keywords

Publication year

Authors

"1/f noise"

The 1/f Noise Analysis of 3D SONOS Multi Layer Flash Memory Devices Fabricated on Nitride or Oxide Layer
Sang Youl Lee, Jae Sub Oh, Seung Dong Yang, Kwang Seok Jeong, Ho Jin Yun, Yu Mi Kim, Hi Deok Lee, Ga Won Lee
J Korean Inst Electr Electron Mater Eng 2012;25(2):85-90.   Published online February 1, 2012
DOI: https://doi.org/10.4313/JKEM.2012.25.2.85
In this paper, we compared and analyzed 3D silicon-oxide-nitride-oxide-silicon (SONOS) multi layer flash memory devices fabricated on nitride or oxide layer, respectively. The device fabricated on nitride layer has inferior electrical properties than that fabricated on oxide layer. However, the device on nitride layer has faster program/erase speed (P/E speed) than that on the oxide layer, although having inferior electrical performance. Afterwards, to find out the reason why the device on nitride has faster P/E speed, 1/f noise analysis of both devices is investigated. From gate bias dependance, both devices follow the mobility fluctuation model which results from the lattice scattering and defects in the channel layer. In addition, the device on nitride with better memory characteristics has higher normalized drain current noise power spectral density (S(ID)/I(D)2), which means that it has more traps and defects in the channel layer. The apparent hooge`s noise parameter (αapp) to represent the grain boundary trap density and the height of grain boundary potential barrier is considered. The device on nitride has higher αapp values, which can be explained due to more grain boundary traps. Therefore, the reason why the devices on nitride and oxide have a different P/E speed can be explained due to the trapping/de-trapping of free carriers into more grain boundary trap sites in channel layer.
  • 130 View
  • 0 Download
Analysis of the Threshold Voltage Instability of Bottom-Gated ZnO TFTs with Low-Frequency Noise Measurements
Kwang Seok Jeong, Young Su Kim, Jeong Gyu Park, Seung Dong Yang, Yu Mi Kim, Ho Jin Yun, In Shik Han, Hi Deok Lee, Ga Won Lee
J Korean Inst Electr Electron Mater Eng 2010;23(7):545-549.   Published online July 1, 2010
DOI: https://doi.org/10.4313/JKEM.2010.23.7.545
  • 150 View
  • 0 Download
Estimation on the Depth of Anesthesia using Linear and Nonlinear Analysis of HRV
Soo Young Ye, Seong Wan Baik, Hye Jin Kim, Tae Kyun Kim, Gye Rok Jeon
J Korean Inst Electr Electron Mater Eng 2010;23(1):76-85.   Published online January 1, 2010
DOI: https://doi.org/10.4313/JKEM.2010.23.1.076
  • 134 View
  • 0 Download
  • 123 View
  • 0 Download
  • 127 View
  • 0 Download