Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
Search
Advanced Search
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

Page Path

SABiT 공법적용 인쇄회로기판의 은 페이스트 범프 크기 및 제작 조건에 따른 전기 저항 특성

송철호, 김영훈, 이상민, 목지수, 양용석

Characterization of Electrical Resistance for SABiT Technology-Applied PCB: Dependence of Bump Size and Fabrication Condition

Chul Ho Song, Young Hun Kim, Sang Min Lee, Jee Soo Mok, Yong Suk Yang
J Electr Electron Mater 2010;23(4):298-302.
Published online: April 1, 2010
  • 6 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Full Article

Download PDF Download PDF

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

Characterization of Electrical Resistance for SABiT Technology-Applied PCB: Dependence of Bump Size and Fabrication Condition
J Electr Electron Mater. 2010;23(4):298-302.   Published online April 1, 2010
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.
Format:
Include:
Characterization of Electrical Resistance for SABiT Technology-Applied PCB: Dependence of Bump Size and Fabrication Condition
J Electr Electron Mater. 2010;23(4):298-302.   Published online April 1, 2010
Close

Related articles

ABOUT

BROWSE ARTICLES

EDITORIAL POLICIES

FOR CONTRIBUTORS

© The Korean Institute of Electrical and Electronic Materials Engineers.