Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

IC 신뢰성 향상을 위한 내장형 고장검출 회로의 설계 및 제작

유장우, 김후성, 윤지영, 황상준, 성만영

Design and Fabrication of the Built-in Testing Circuit for Improving IC Reliability

, , , ,
J Electr Electron Mater 2005;18(5):431-438.
Published online: May 1, 2005
  • 8 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

Design and Fabrication of the Built-in Testing Circuit for Improving IC Reliability
J Electr Electron Mater. 2005;18(5):431-438.   Published online May 1, 2005
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:
Include:
Design and Fabrication of the Built-in Testing Circuit for Improving IC Reliability
J Electr Electron Mater. 2005;18(5):431-438.   Published online May 1, 2005
Close