Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

디스플레이 , 광소자 IPS - LCD 의 전압 - 투과율 히스테리시스법을 이용한 잔류 DC 전압 특성

김향율, 서대식, 김재형

Display , Optical Devices Residual DC Voltage Property in the In - plane Switching Cell Using the Voltage - transmittance Hysteresis Method

Hyang Yul Kim, Dae Shik Seo, Jae Hyung Kim
J Electr Electron Mater 2001;14(6):487-490.
Published online: June 1, 2001
  • 4 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

Display , Optical Devices Residual DC Voltage Property in the In - plane Switching Cell Using the Voltage - transmittance Hysteresis Method
J Electr Electron Mater. 2001;14(6):487-490.   Published online June 1, 2001
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:
Include:
Display , Optical Devices Residual DC Voltage Property in the In - plane Switching Cell Using the Voltage - transmittance Hysteresis Method
J Electr Electron Mater. 2001;14(6):487-490.   Published online June 1, 2001
Close