Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"Process design"

Keywords

Publication year

Authors

"Process design"

Regular Paper Optimal Process Design of Super Junction MOSFET
Ey Goo Kang
J Electr Electron Mater 2014;27(8):501-504.   Published online August 1, 2014
This paper was developed and described core-process to implement low on resistance whichwas the most important characteristics of SJ (super junction) MOSFET. Firstly, using process-simulation,SJ MOSFET optimal structure was set and developed its process flow chart by repeated simulation. Following process flow, gate level process was performed. And source and drain level process wassimilar to genral planar MOSFET, so the process was the same as the general planar MOSFET. Andthen to develop deep trench process which was main process of the whole process, after finishing photomask process, we developed deep trench process. We expected that developed process was necessary todevelop SJ MOSFET for automobile semiconductor.
  • 9 View
  • 0 Download