Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"Background light"

Keywords

Publication year

Authors

"Background light"

New Driving Waveform to Reduce Background Light by Low Scan Voltage in AC Plasma Display Panel
Byung-gwon Cho
J Electr Electron Mater 2025;38(3):290-295.   Published online May 1, 2025
DOI: https://doi.org/10.4313/JKEM.2025.38.3.8
The characteristics of each address discharge were investigated when the voltages of the scan and common electrodes were lowered simultaneously during an address period under the same address voltage conditions in an AC plasma display panel. It was confirmed that the delay time of address discharge shortened as the voltage decreased. However, the background light increased because the low scanning voltage generated more discharge between the electrodes of the upper and lower plates in the reset period. To lower the background light, a positive voltage was applied to the address electrode of the lower panel during the period when the rising ramp wave was applied, and a floating voltage was applied to the address electrode during the period when the falling ramp wave was applied during the reset period. As a result, the background light could be lowered by about 30%.
  • 11 View
  • 0 Download