Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

박막트랜지스터의 문턱전압 이동 시뮬레이션 방안

정태호

Simulation Method of Threshold Voltage Shi ftin Thin-film Transistors

Tae Ho Jung
J Electr Electron Mater 2013;26(5):341-346.
Published online: May 1, 2013
  • 5 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Threshold voltage shift caused by trapping and release of charge carriers in a thin-film transistor (TF1`) is implemented in AIM-SPICE tool. Turning on and off voltages are alternatively applied to a TFT to extract charge trapping and releasing process. Each process is divided into sequentially ordered processes, which are numerically modeled and implemented in a computer language. The results show a good agreement with the experimental data, which are modeled. Since the proposed method is independent of TFT`s behavior models implemented in SPICE tools, it can be easily added to them.

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

Simulation Method of Threshold Voltage Shi ftin Thin-film Transistors
J Electr Electron Mater. 2013;26(5):341-346.   Published online May 1, 2013
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:
Include:
Simulation Method of Threshold Voltage Shi ftin Thin-film Transistors
J Electr Electron Mater. 2013;26(5):341-346.   Published online May 1, 2013
Close