Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

La이 혼입된 고유전체/메탈 게이트가 적용된 나노 스케일 NMOSFET에서의 PBTI 신뢰성의 특성 분석

권혁민, 한인식, 박상욱, 복정득, 정의정, 곽호영, 권성규, 장재형, 고성용, 이원묵, 이희덕

Regular Paper : Analysis of Positive Bias Temperature Instability Characteristic for Nano-scale NMOSFETs with La-incorporated High-k/metal Gate Stacks

Hyuk Min Kwon, In Shik Han, Sang Uk Park, Jung Deuk Bok, Yi Jung Jung, Ho Young Kwak, Sung Kyu Kwon, Jae Hyung Jang, Sung Yong Go, Weon Mook Lee, Hi Deok Lee
J Electr Electron Mater 2011;24(3):182-187.
Published online: March 1, 2011
  • 8 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

In this paper, PBTI characteristics of NMOSFETs with La incorporated HfSiON and HfON are compared in detail. The charge trapping model shows that threshold voltage shift (ΔVT) of NMOSFETs with HfLaON is greater than that of HfLaSiON. PBTI lifetime of HfLaSiON is also greater than that of HfLaON by about 2∼3 orders of magnitude. Therefore, high charge trapping rate of HfLaON can be explained by higher trap density than HfLaSiON. The different de-trapping behavior under recovery stress can be explained by the stable energy for U-trap model, which is related to trap energy level at zero electric field in high-k dielectric. The trap energy level of two devices at zero electric field, which is extracted using Frenkel-poole emission model, is 1,658 eV for HfLaSiON and 1,730 eV for HfLaON, respectively. Moreover, the optical phonon energy of HfLaON extracted from the thermally activated gate current is greater than that of HfLaSiON.

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

Regular Paper : Analysis of Positive Bias Temperature Instability Characteristic for Nano-scale NMOSFETs with La-incorporated High-k/metal Gate Stacks
J Electr Electron Mater. 2011;24(3):182-187.   Published online March 1, 2011
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:
Include:
Regular Paper : Analysis of Positive Bias Temperature Instability Characteristic for Nano-scale NMOSFETs with La-incorporated High-k/metal Gate Stacks
J Electr Electron Mater. 2011;24(3):182-187.   Published online March 1, 2011
Close