Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
Search
Advanced Search
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

Page Path

ITO 투과율 향상을 위한 Buffer층 설계에 관한 연구

기현철, 이정빈, 김상기, 홍경진

A Study on Buffer Layer Design for Transmittance Improvement of Indium Tin Oxide

Hyun Chul Ki, Jeong Bin Lee, Sang Ki Kim, Kyung Jin Hong
J Electr Electron Mater 2010;23(1):24-28.
Published online: January 1, 2010
  • 7 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Full Article

Download PDF Download PDF

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

A Study on Buffer Layer Design for Transmittance Improvement of Indium Tin Oxide
J Electr Electron Mater. 2010;23(1):24-28.   Published online January 1, 2010
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.
Format:
Include:
A Study on Buffer Layer Design for Transmittance Improvement of Indium Tin Oxide
J Electr Electron Mater. 2010;23(1):24-28.   Published online January 1, 2010
Close

Related articles

ABOUT

BROWSE ARTICLES

EDITORIAL POLICIES

FOR CONTRIBUTORS

© The Korean Institute of Electrical and Electronic Materials Engineers.