Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
Search
Advanced Search
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Articles

Page Path

PIN 다이오드 - PNP 트랜지스터 결합모델에 의한 1,700 v급 NPT 트랜치 1GBT의 해석에 관한 연구

이종석, 경신수, 강이구, 성만영

A Study on the 1,700 V Rated NPT Trench 1GBT Analysis by PIN Diode-PNP Transistor Model

Jong Seok Lee, Sin Su Kyoung, Ey Goo Kang, Man Young Sung
J Electr Electron Mater 2008;21(10):889-895.
Published online: October 1, 2008
  • 4 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

Full Article

Download PDF Download PDF

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

A Study on the 1,700 V Rated NPT Trench 1GBT Analysis by PIN Diode-PNP Transistor Model
J Electr Electron Mater. 2008;21(10):889-895.   Published online October 1, 2008
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.
Format:
Include:
A Study on the 1,700 V Rated NPT Trench 1GBT Analysis by PIN Diode-PNP Transistor Model
J Electr Electron Mater. 2008;21(10):889-895.   Published online October 1, 2008
Close

Related articles

ABOUT

BROWSE ARTICLES

EDITORIAL POLICIES

FOR CONTRIBUTORS

© The Korean Institute of Electrical and Electronic Materials Engineers.