Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"ZnO chip varistor"

Keywords

Publication year

Authors

"ZnO chip varistor"

Low Temperature Sintering and Electrical Properties of Bi-based ZnO Chip Varistor
Youn Woo Hong, Hyo Soon Shin, Dong Hun Yeo, Jin Ho Kim
J Electr Electron Mater 2011;24(11):876-881.   Published online November 1, 2011
The sintering, defect and grain boundary characteristics of Bi-based ZnO chip varistor (1,608 mm size) have been investigated to know the possibility of lowering a manufacturing price by using 100 % Ag inner-electrode. The samples were prepared by general multilayer chip varistor process and characterized by shrinkage, SEM, current-voltage (I-V), admittance spectroscopy (AS), impedance and modulus spectroscopy (IS & MS) measurement. There are no problems to make a chip varistor with 100% Ag inner-electrode in the sintering temperature range of 850∼900℃ for 1 h in air. A good varistor characteristics (Vn= 9.3∼15.4 V, a= 23∼24, IL= 1.0∼1.6 μA) were revealed but formed Zn(i)·· (0.209 eV) as dominant defect, and increased the distributional inhomogeneity and the temperature instability in grain boundary barriers.
  • 8 View
  • 0 Download