Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"Total trap density"

Keywords

Publication year

Authors

"Total trap density"

Regular Paper : Semiconductor ; Interface State Control of Amorphous InGaZnO Thin Film Transistor by Surface Treatment of Gate Insulator
Bo Sul Kim, Do Hyung Kim, Sang Yeol Lee
J Korean Inst Electr Electron Mater Eng 2011;24(9):693-696.   Published online September 1, 2011
DOI: https://doi.org/10.4313/JKEM.2011.24.9.693
Recently, amorphous oxide semiconductors (AOSs) based thin-film transistors (TFTs) have received considerable attention for application in the next generation displays industry. The research trends of AOSs based TFTs investigation have focused on the high device performance. The electrical properties of the TFTs are influenced by trap density. In particular, the threshold voltage (Vth) and subthreshold swing (SS) essentially depend on the semiconductor/gate-insulator interface trap. In this article, we investigated the effects of Ar plasma-treated SiO2 insulator on the interfacial property and the device performances of amorphous indium gallium zinc oxide (a-IGZO) TFTs. We report on the improvement in interfacial characteristics between a-IGZO channel layer and gate insulator depending on Ar power in plasma process, since the change of treatment power could result in different plasma damage on the interface.
  • 62 View
  • 0 Download