Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

6
results for

"Metal-Oxide"

Keywords

Publication year

Authors

"Metal-Oxide"

Study on Multiple Post-Metallization Annealing for Enhancing the Performance and Reliability of Silicon MOSFETs
Sang-min Kang, Yu-jin Choi, Hyo-jun Park, Tae-hyun Kil, Ju-won Yeon, Moon-kwon Lee, Eui-cheol Yun, Min-woo Kim, Su-jin Jeon, Moon-seok Kim, Jun-young Park
J Korean Inst Electr Electron Mater Eng 2025;38(2):187-192.   Published online March 1, 2025
DOI: https://doi.org/10.4313/JKEM.2025.38.2.9
Post-metallization annealing (PMA) has been employed in silicon-based CMOS fabrication to enhance MOSFET reliability and performance. However, although deuterium annealing can reduce interface traps between the Si and SiO₂ gate dielectric, it remains insufficient to fully passivate these traps. In this context, a multiple PMA process, including additional hydrogen annealing, is proposed to further reduce dangling bonds. Silicon-based MOSFETs are fabricated to verify the proposed annealing process architecture. Electrical characterization of the threshold voltage (VTH), subthreshold swing (SS), on-state current (ION), and carrier mobility (μn) is conducted to investigate the impact of the multiple PMA. This study provides a guideline for PMA in MOSFET fabrication, with improvements in both performance and reliability.
  • 86 View
  • 0 Download
Effect of Nitrogen, Titanium, and Yttrium Doping on High-K Materials as Charge Storage Layer
Ziyang Cui, Dongxu Xin, Jinsu Park, Jaemin Kim, Khushabu Agrawal, Eun-chel Cho, Junsin Yi
J Korean Inst Electr Electron Mater Eng 2020;33(6):445-449.   Published online November 1, 2020
DOI: https://doi.org/10.4313/JKEM.2021.33.6.3
Non-volatile memory is approaching its fundamental limits with the Si3N4 storage layer, necessitating the use of alternative materials to achieve a higher programming/erasing speed, larger storage window, and better data retention at lower operating voltage. This limitation has restricted the development of the charge-trap memory, but can be addressed by using high-k dielectrics. The paper reviews the doping of nitrogen, titanium, and yttrium on high-k dielectrics as a storage layer by comparing MONOS devices with different storage layers. The results show that nitrogen doping increases the storage window of the Gd2O3 storage layer and improves its charge retention. Titanium doping can increase the charge capture rate of HfO2 storage layer. Yttrium doping increases the storage window of the BaTiO3 storage layer and improves its fatigue characteristics. Parameters such as the dielectric constant, leakage current, and speed of the memory device can be controlled by maintaining a suitable amount of external impurities in the device.
  • 61 View
  • 0 Download
Gas Sensing Properties of Pt Doped Fe2O3 Nanoparticles Fabricated by Sol-Gel Method
Min-hyung Jang, Yooseong Lim, Seung-il Choi, Ji-in Park, Namgyung Hwang, Moonsuk Yi
J Korean Inst Electr Electron Mater Eng 2017;30(5):288-293.   Published online May 1, 2017
DOI: https://doi.org/10.4313/JKEM.2017.30.5.288
Fe2O3 is one of the most important metal oxides for gas sensing applications because of its low cost and high stability. It is well-known that the shape, size, and phase of Fe2O3 have a significant influence on its sensing properties. Many reports are available in the literature on the use of Fe2O3-based sensors for detecting gases, such as NO2, NH3, H2S, H2, and CO. In this paper, we investigated the gas-sensing performance of a Pt-doped ε-phase Fe2O3 gas sensor. Pt-doped Fe2O3 nanoparticles were synthesized by a Sol-Gel method. Platinum, known as a catalytic material, was used for improving gas-sensing performance in this research. The gas-response measurement at 300℃ showed that Fe2O3 gas sensors doped with 3%Pt are selective for NO2 gas and exhibita maximum response of 21.23%. The gas-sensing properties proved that Fe2O3 could be used as a gas sensor for nitrogen dioxide.
  • 59 View
  • 0 Download
NiO-transparent Metal-oxide Semiconductor Photoelectric Devices
Dong-kyun Ban, Wang-hee Park, Seong Wan Eun, Joon Dong Kim
J Korean Inst Electr Electron Mater Eng 2016;29(6):359-364.   Published online June 1, 2016
DOI: https://doi.org/10.4313/JKEM.2016.29.6.359
NiO serves as a window layer for Si photoelectric devices. Due to the wide energy bandgap of NiO, high optical transparency (over 80%) was achieved and applied for Si photoelectric devices. Due to the high the high mobility, the heterojunction device (Al/n-Si/SiO2/p-NiO/ITO) provide ultimately fast photoresponses of rising time of 38.33 μs and falling time of 39.25 μs, respectively. This functional NiO layer would provide benefits for high-performing photoelectric devices, including photodetectors and solar cells.
  • 57 View
  • 0 Download
Regular Paper : Semiconductor ; Metal-Oxide-Semiconductor Photoelectric Devices
Kil Mo Kang, Ju Hyung Yun, Yun Chang Park, Joon Dong Kim
J Korean Inst Electr Electron Mater Eng 2014;27(5):276-281.   Published online May 1, 2014
DOI: https://doi.org/10.4313/JKEM.2014.27.5.276
A high-responsive Schottky device has been achieved by forming a thin metal deposition on aSi substrate. Two-different metals of Ni and Ag were used as a Schottky metal contact with a thicknessabout 10 nm. The barrier height formation between metal and Si determines the rectifying currentprofiles. Ag-embedding Schottky device gave an extremely high response of 17,881 at a wavelength of900 nm. An efficient design of Schottky device may applied for photoelectric devices, includingphotodetectors and solar cells.
  • 57 View
  • 0 Download
Breakdown Voltage and On-resistance Characteristics of N-channel EDMOS with Dual Work Function Gate
Min Sun Kim, Ki Ju Baek, Yeong Seuk Kim, Kee Yeol Na
J Korean Inst Electr Electron Mater Eng 2012;25(9):671-676.   Published online September 1, 2012
DOI: https://doi.org/10.4313/JKEM.2012.25.9.671
In this paper, TCAD assessment of 30 V class n channel EDMOS (extended drain metal-oxide-semiconductor) transistors with DWFG (dual work function gate) structure are described, Gate of the DWFG EDMOS transistor is composed of both p- and n-type doped region on source and drain side. Additionally, lengths of p- and n-type doped gate region are varied while keeping physical channel length. Two-dimensional device structures are generated trough TSUPREM-4 and their electrical characteristics are investigated with MEDICI. The DWFG EDMOS transistor shows improved electrical characteristics than conventional device i.e. higher transconductance (gm), better drain output current (ION), reduced specific on-resistances (R0N) and higher breakdown characteristics (BVDss).
  • 54 View
  • 0 Download