Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

2
results for

"MPS diode"

Keywords

Publication year

Authors

"MPS diode"

Optimization of the P+ Region in SiC-Based MPS Diodes: Enhancing BFOM and Alleviating Snap-Back Phenomenon
Seung-hyun Park, Tae-hee Lee, Se-rim Park, Ju-eun Yun, Geon-hee Lee, Ji-hwan Jeon, Jong-min Oh, Weon Ho Shin, Sang-mo Koo
J Electr Electron Mater 2024;37(6):675-679.   Published online November 1, 2024
DOI: https://doi.org/10.4313/JKEM.2024.37.6.15
Department of Electric Materials Engineering, Kwangwoon University, Seoul 01897, Korea (Received June 13, 2024; Revised July 8, 2024; Accepted July 10, 2024) Abstract: Wide bandgap (WBG) devices, especially SiC, are gaining traction as materials for high-power EV conversion devices due to their superior efficiency and switching capabilities compared to Si-based power devices. SiC allows for high power, high temperature, and high frequency applications because of its outstanding thermal conductivity, saturation velocity, and dielectric breakdown field. SiC-based MPS diodes combine the advantages of SiC-based SBDs and PiN diodes, allowing high-frequency switching operation with low leakage currents under high voltage conditions. However, MPS diodes exhibit snapback phenomena influenced by the P+ region’s size, necessitating optimization. A TCAD simulation studied the impact of the P+ region’s depth and width on MPS diode performance. Increasing the P+ width raised the On-specific resistance (Ron,sp) and lowered the maximum voltage during snapback (Vsnap). Increasing the depth decreased both Breakdown voltage (BV) and Vsnap. A trade-off between the semiconductor performance index BFOM and Vsnap was identified, leading to optimized dimensions. The optimized MPS diode shows a low Vsnap of about 3.89 V and a high BFOM of 1.72 GW·㎠, highlighting its potential as a next-generation high-performance power conversion device.
  • 15 View
  • 0 Download
Electrical Characteristics Analysis Depending on the Portion of MPS Diode Fabricated Based on 4H-SiC in Schottky Region
Hyung-jin Lee, Ye-hwan Kang, Seung-woo Jung, Geon-hee Lee, Dong-wook Byun, Myeong-choel Shin, Chang-heon Yang, Sang-mo Koo
J Electr Electron Mater 2022;35(3):241-245.   Published online May 1, 2022
DOI: https://doi.org/10.4313/JKEM.2022.35.3.5
In this study, we measured and comparatively analyzed the characteristics of MPS (Merged Pin Schottky) diodes in 4H-SiC by changing the areal ratio between the Schottky and PN junction region. Increasing the temperature from 298 K to 473 K resulted in the threshold voltage shifting from 0.8 V to 0.5 V. A wider Schottky region indicates a lower on-resistance and a faster turn-on. The effective barrier height was smaller for a wider Schottky region. Additionally, the depletion layer became smaller under the influence of the reduced effective barrier height. The wider Schottky region resulted in the ideality factor being reduced from 1.37 to 1.01, which is closer to an ideal device. The leakage saturation current increased with the widening Schottky region, resulting in a 1.38 times to 2.09 times larger leakage current.
  • 7 View
  • 0 Download