Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"Interface trap generation"

Keywords

Publication year

Authors

"Interface trap generation"

Regular Paper : Analysis of Reliability for Different Device Type in 65 nm CMOS Technology
Chang Su Kim, Sung Kyu Kwon, Jae Nam Yu, Sun Ho Oh, Seong Yong Jang, Hi Deok Lee
J Electr Electron Mater 2014;27(12):792-796.   Published online December 1, 2014
In this paper, we investigated the hot carrier reliability of two kinds of device with low threshold voltage (LVT) and regular threshold voltage (RVT) in 65 nm CMOS technology. Contrary to the previous report that devices beyond 0.18 μm CMOS technology is dominated by channel hot carrier(CHC) stress rather than drain avalanche hot carrier(DAHC) stress, both of LVT and RVT devices showed that their degradation is dominated by DAHC stress. It is also shown that in case of LVT devices, contribution of interface trap generation to the device degradation is greater under DAHC stress than CHC stress, while there is little difference for RVT devices.
  • 9 View
  • 0 Download