Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

3
results for

"Annealing process"

Keywords

Publication year

Authors

"Annealing process"

Effects of Annealing on Solution Processed n-ZTO/p-SiC Heterojunction
Sang Mo Koo, Young Seok Jeong
J Electr Electron Mater 2015;28(8):481-485.   Published online August 1, 2015
We investigated the effects of annealing on the electrical and thermal properties of ZTO/4H-SiC heterojunction diodes. A ZTO thin film layer was grown on p-type 4H-SiC substrate by using solution process. The ZTO/SiC heterojunction structures annealed at 500℃ show that Ion/Ioff increases from ~5.13×107 to ~1.11×109 owing to the increased electron concentration of ZTO layer as confirmed by capacitance-voltage characteristics. In addition, the electrical characterization of ZTO/SiC heterojunction has been carried out in the temperature range of 300∼500 K. When the measurement temperature increased from 300 K to 500 K, the reverse current variation of annealed device is higher than as-grown device, which is related to barrier height in the ZTO/SiC interface. It is shown that annealing process is possible to control the electrical characteristics of ZTO/SiC heterojunction diode.
  • 7 View
  • 0 Download
Analysis of Electrical Property of Room Temperature-grown ZnO:Al Thin Films Annealed in Hydrogen Ambient
Yun Hwan Jeong, Hao Chen, Hu Jie Jin, Choon Bae Park
J Electr Electron Mater 2009;22(4):318-322.   Published online April 1, 2009
  • 11 View
  • 0 Download
Analysis on the Optical Properties and Fabrication of Textured AZO Thin Films for Increasing the Efficiency of LED
J Electr Electron Mater 2006;19(10):901-906.   Published online October 1, 2006
  • 7 View
  • 0 Download